

Atty. Docket No. PIA30746/DBE/US
Serial No: 10/627,057

RECEIVED
CENTRAL FAX CENTER

JUN 08 2007

Amendments to the Claims

Please amend the claims as shown below. This listing of Claims replaces all prior versions and listings of the claims in this application.

Listing of Claims

1. (Currently Amended) A method for fabricating an RF semiconductor device comprising:

~~the step of forming a trench to define an active region and an element isolation region in a semiconductor substrate;~~

~~the step of forming a plurality of gate lines within the active region of the semiconductor substrate, the plurality of gate lines not extending over a center of the trench;~~

~~the step of forming an insulating layer on the plurality of gate lines and the semiconductor substrate;~~

~~only one contact hole forming step which consists of the step of forming at least one all contact holes in the insulating layer within over the active region without forming said at least one contact hole within the element isolation region using a single pattern, wherein a first group of the contact holes exposes portions of the gate lines and a second group of the contact holes exposes portions of the substrate in the active region;~~

~~the step of forming a contact plugs in each of said at least one the plurality of contact holes; and~~

~~the step of forming a conductive pattern layer over the insulating layer that is electrically connected with the contact plugs.~~

Atty. Docket No. PIA30746/DBE/US
Serial No: 10/627,057

2. (Currently Amended) A method as defined in claim 1, wherein the gate lines in the plurality are not connected with each other in the element isolation region.

3. (Previously Presented) A method as defined in claim 1, wherein at least two of the plurality of gate lines are connected in the active region.

4. (Original) A method as defined in claim 1, wherein a thickness of the insulating layer is about 1000 to about 20000 angstroms.

5. (Original) A method as defined in claim 1, wherein a thickness of the conductive pattern layer is above 10000 angstroms.

6. (Currently Amended) A method as defined in claim 1, wherein the insulating layer is one of comprises an oxide and or a polyimide.

7. (Currently Amended) A method as defined in claim 1, wherein forming the plurality of gate lines ~~are formed in order to minimizes~~ parasitic capacitance between the plurality of gate lines and the substrate.

8. (Previously Presented) A method as defined in claim 1, wherein forming the plurality of gate lines ~~are formed in order to minimizes~~ resistance of the plurality of gate lines.

Atty. Docket No. PIA30746/DBE/US
Serial No: 10/627,057

9. (Previously Presented) A method as defined in claim 1, further comprising metal contacts linking at least two of the plurality of gate lines.

10. (Previously Presented) A method as defined in claim 1, wherein the plurality of gate lines do not extend along a longitudinal axis of the trench.

11-14. (Canceled)

15. (New) A method as defined in claim 1, wherein adjacent gate lines are formed at a substantially constant distance along their lengths.

16. (New) A method as defined in claim 1, wherein the second group of contact holes are formed between the plurality of gate lines.

17. (New) A method as defined in claim 1, wherein the element isolation region comprises the trench.

18. (New) A method as defined in claim 1, wherein forming the contact plugs comprises:

forming a first conductive layer over the insulating layer and in the contact holes; and planarizing the first conductive layer.

Atty. Docket No. PIA30746/DBE/US
Serial No: 10/627,057

19. (New) A method as defined in claim 18, whercin planarizing the first conductive layer exposes an upper surface of the insulating layer.

20. (New) A method as defined in claim 1, wherein the insulating layer comprises a low temperature oxide.

21. (New) A method as defined in claim 1, wherein the plurality of gate lines run perpendicularly to the trench.

22. (New) A method as defined in claim 21, wherein the plurality of gate lines do not extend longitudinally along a longitudinal axis of the trench.

23. (New) A method as defined in claim 22, wherein the plurality of gate lines do not extend horizontally along a longitudinal axis of the trench.